Shilpa Rudrawar | Poke

Shilpa Rudrawar @UCTmd1om5IGCKOd4HM9T-4iQ@youtube.com

558 subscribers - no pronouns :c

More from this channel (soon)

Videos Playlists

Recently Uploaded Popular Oldest

Part4_Hardware Implementation of 4 bit Up- Down Counter

Part3_FPGA implementation of 4 Bit Up-Down Counter using Clock Divider in Vivado Tool

Part2_Step-by-Step Guide :Simulation of 4 Bit Up-Down Counter using Clock Divider in Vivado Tool

Part1_Verilog Code and Testbench for 4 Bit Up-Down Counter using Clock Divider

Part4- FPGA implementation of Verilog Code for Clock Divider

Part3-Step-by-Step Guide :FPGA implementation of Verilog Code for Clock Divider

Part2-Step-by-Step Guide: Verilog Code for Clock Divider using Xilinx Vivado

Part1-Verilog Code for Clock Division

Part5_Hardware Implementation of JK Flipflop in FPGA

Part4_Step-by-Step Guide: FPGA Implementation of a J-K Flip flop

Part3_Step-by-Step Guide: Simulating a J-K Flip flop in Verilog Using Xilinx Vivado

Part2_Verilog Code for J-K Flip Flop Using Case Statement with Testbench Tutorial

Part1_Verilog Code for J-K Flip Flop using if else statement

Part 3: Step-by-Step Guide: Simulating a 4-Bit ALU in Verilog Using Xilinx Vivado

Part 2:Testbench for a 4-Bit ALU Supporting 16 Operations

Part 1:Verilog Code for a 4-Bit ALU Supporting 16 Operations

Hardware Implementation of a 4:1 Multiplexer on FPGA

Step-by-Step Guide: Implementing a 4:1 Multiplexer in FPGA Using Xilinx Vivado

4:1 MUX Verilog Code: Behavioral Modeling with If-Else & Case Statements

Part3 : Step-by-Step Guide: Simulating a 4:1 MUX in Verilog Using Xilinx Vivado description

Part 2: Writing a Testbench for a 4:1 Multiplexer and Observing Simulation Waveforms

Part1: Verilog Code for 4:1 Multiplexer in Dataflow (using Ternary Operator)

Introduction to Levels of Abstraction in Verilog

Introduction to HDL (Hardware Description Language)

CMOS LOGIC ; Why PMOS is Connected in Pull-Up and NMOS in Pull-Down Networks

Logic implementation using Programmable Logic Array (PLA)

Introduction to Programmable Logic Devices (PLDs)

Simulation of Verilog code using Xilinx ISE tool

Lecture8_Part 3_CMOS 2:1 MUX using Transmission Gate in Microwind

Lecture8_Part 1_CMOS 2:1 MUX using NAND gate in Microwind

Lecture8_Part 2_CMOS 2:1 MUX using NAND gate in Microwind and TG

Lecture7_Part 2_CMOS Half Adder using NAND gate in Microwind

Lecture7_Part 1_CMOS Half Adder using NAND gate in Microwind

Lecture 6_ 3 Input CMOS NOR GATE in Microwind using 3 finger

Lecture 5_ 3 Input CMOS NAND GATE in Microwind using 3 finger

Lecture 4_ CMOS NAND Gate in Microwind using 2 finger

Lecture 3_CMOS NAND GATE in Microwind

Introduction to Microwind

CMOS Inverter design in Microwind

Impact Ionization and Hot Electron effect

Z Transform- Lecture No - 2

Z Transform- Lecture No - 4

Z Transform- Lecture No - 5

Z Transform- Lecture No - 3

Z Transform- Lecture No - 1

How to creat website using wordpress by Shilpa Rudrawar