02:54

Cadence Extensible Firmware Enabling Rapid Deployment of PCIe 6.0

04:06

Cadence Subsystem IP for PCIe 6.0 and CXL 3.0

04:22

Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics

07:58

Decoding the Future: AI, ML and Debugging Unveiled

02:44

The Cadence HBM3e Solution at 12.4Gbps

04:01

Cadence Introduces the Janus NoC System IP

30:06

Cadence Shows How New Processors Address Tomorrow’s Sensor Fusion and Processing Needs

02:18

Cadence Demonstration of a Large Vision Model for Generative AI on the Tensilica Vision P6 DSP

02:40

Cadence Demonstration of an Imaging Radar Applications on the Tensilica ConnX B10 DSP

02:51

Cadence Demonstration of Time-of-Flight Decoding on the Tensilica Vision Q7 DSP

01:40

How to create classes in the Constraint Manager using the OrCAD X Capture Schematic

04:28

Graphical User Interface of the Constraint Manager OrCAD X Capture

03:31

How to Create an Electrical Constraint Set ECSet in the Constraint Manager using OrCAD X Capture Sch

05:29

How to create Differential pair signals in the Constraint Manager using the OrCAD X Capture Schemati

03:13

How to Generate a Netlist and begin a New Board Layout using the OrCAD X Capture Schematic

02:17

Enabling Constraint Manager OrCAD X Capture Constraint Manager

03:40

Editing Multiple Object Properties in OrCAD X Capture Schematic

04:49

Tips for Efficiently Searching Parts and Nets in OrCAD X Capture Schematic

03:50

How to Control the Line Style, Width, And Color of Nets in the OrCAD X Capture Schematic

08:08

Creating a Homogeneous Part in the OrCAD X Capture Schematic

04:15

Tips for Working with Libraries in OrCAD X Capture Tool

06:20

Creating a Design Template in the OrCAD X Capture Schematic

04:49

Accessing the OrCAD X Capture Schematic Preferences Menu Part 2

05:19

How to Access the Preferences Menu in the OrCAD X Capture 1

05:32

Mastering the Basics Essential Editing Tips for an OrCAD X Capture Project

03:17

How to Start and Open the OrCAD X Capture Project

04:02

Intersheet ReferencesIREF in OrCAD X Capture Schematic

05:23

Assigning Part Reference Reference Designator and Annotate the design in OrCAD X Capture Schematic

04:32

Selection Filter and effectively align distribute the objects in OrCAD X Capture Schematic

02:44

Generating a Bill Of MaterialsBOM and Customize the BOM in OrCAD X Capture Schematic

04:47

How to run the online and Batch Design Rule Checks DRCs in OrCAD X Capture Schematic

04:13

What is Hierarchical Design and How to Create Synchronize a Hierarchical Block in OrCAD X Capture Sc

04:46

Adding Symbols and Effectively Navigate the Signals in OrCAD X Capture Schematic

02:27

Beginner's Guide to Connecting a Bus in OrCAD X Capture Schematic

03:44

Different Techniques for Connecting Wires in the OrCAD X Capture Schematic

03:16

Step by step Guide for Placing External Library Partner Components in the OrCAD X Capture Schematic

04:37

Place Parts, Add Edit Part Properties and Design Cache in the OrCAD X Capture Schematic

04:10

Generating a New Part from Netlist Source File in OrCAD X Capture Schematic

03:17

Creating a New Part from Spreadsheet in the OrCAD X Capture Schematic

03:58

Creating a Custom Symbols in the OrCAD X Capture Schematic

04:58

Creating a Heterogeneous Part in the OrCAD X Capture Schematic

03:00

Macro Placement Guidelines in the Floorplan

07:48

How to Modify DesignTrue DFM Templates and Add DFM Values to the Constraint Manager

04:03

How to use the Not in Stackup Option to Create Non Electric Layers and Assign the DFM Constraints

06:38

How to Identify Missing Soldermask and Pastemask in Padstacks using Allegro X DesignTrue DFM

04:03

How to Add Non Electrical Layers to the Stackup to Enable the Non Electric Layer DFM Check

00:40

What Is DFT in VLSI Design

01:05

What Is Synthesis in VLSI Design

00:46

The more you know, the faster you go. Accelerated Learning

16:00

Uncovering the Unhit: Exploring AI-Powered Regression Solutions

14:31

Unveiling AI: The Future of Design and Verification

16:52

Rethinking Verification with SimAI: The Gamechanger

24:01

Conquer Coverage Gaps with Verisium SimAI

01:37

Designing with Integrity 3D-IC

04:27

Switch Provides Unparalleled Exascale Data Center Solutions with Cadence and NVIDIA

00:38

Cadence Raises the LGBTQIA+ Pride Flag!

03:38

Debug UVM Testbenches Easily with Verisium Debug

01:35

What is Digital Verification

03:21

Hierarchy in EM Extraction in Cadence AWR Microwave Office

00:47

What is Power Planning