RISC-V International | Poke

RISC-V International @UC5gLmcFuvdGbajs4VL-WU3g@youtube.com

24K subscribers - no pronouns :c

This is the official YouTube channel of RISC-V International

Videos Shorts Playlists

Recently Uploaded Popular Oldest

RISC-V Linux Enablement

RISC-V in 5 | DC-ROMA Laptop - Setup

Scaling Open Compute: RISC-V, Chiplets, and the Future of AI and Robotics

RISC-V in 5 - DC ROMA Laptop - Flash SD Card

RISC-V Summit Europe 2025 Recap

RISC-V in 5 - The RISC-V Developer Container

Interview with Ventana | RISC-V Summit Europe 2025

Interview with Thales | RISC-V Summit Europe 2025

Interview with Tenstorrent | RISC-V Summit Europe 2025

Interview with Siemens | RISC-V Summit Europe 2025

Interview with ESWIN | RISC-V Summit Europe 2025

Interview with CEA | RISC-V Summit Europe 2025

Interview with BOSC | RISC-V Summit Europe 2025

Interview with Akeana | RISC-V Summit Europe 2025

RISC-V as a First-Class Citizen on KernelCI - Part I

Contribution towards European sovereignty for embedded processors

The RISC-V momentum continues

Semidynamics, NPU chip architecture reinvented for ultra-powerful AI with zero latency

Real-Time Trace: The Key to Streamlined Embedded System Development and Validation

The LLVM Parallel Universe Project for openEuler: What We Learned from openEuler RISC-V

What’s new at Codasip?

Revolutionizing RISC-V Chip Design with AI Agents

Getting towards first-time RISC-V silicon with automated end-to-end formal

Enter the RISC-V AI era with Andes

Akeana, leveraging strong legacy to offer the broadest IP portfolio

Sovereignty, independence, innovation: 7 years of HW/SW codesign with RISC-V at CEA

From ISA to Industry: Accelerating Technical Progress and RISC-V adoption in 2025

RISC-V Leadership Update

Accelerating AI Models with Andes Matrix Multiplication and RISC-V Vector extensions

Program Overview of the RISC-V Summit Europe 2025

Welcome to the RISC-V Summit Europe 2025 in Paris

VASCO: ASIC Test Platform for Cybersecurity on FD-SOI

RISC-V open designs and contributions to hardware security research and development activities

Panel – Enterprise Linux Enablement on RISC-V

The Significance of the RVA23 Profile in Advancing RISC-V Ecosystem

Efficient debug and trace of RISC-V systems: a hardware/software co-design approach

Open Source Chip Design in the European Semiconductor Strategy

OpenTitan Integrated: A RISC-V Open-Source Silicon Root-of-Trust for large SoCs

A RISC-V Compatible Systolic Array for TinyML Applications in CFU Playground

Spike-RTL: quasi-cycle accuracy hardware/software co-simulation

MemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster

Unleashing the Power of RISC-V E-Trace with a Highly Efficient Software Decoder

RISC-V: Reaching New Orbits in Space Computing

Improvements to RISC-V Vector code generation in LLVM

Towards Open-Source and Automatic Performance Characterization Hardware

Farewell and upcoming Summits

METASAT Demonstrator: Mixed Criticality, Accelerated AI Computing for Future Space Systems

Optimizing Sparse matrix-vector multiplication on the EPAC architecture

Profiling Whisper AI Model on RISC-V: CPU, GPU, and NPU Performance on the DC-ROMA AI PC

FGMT-RiscV running on an FPGA evaluation board with a live GDB debug session

Awards Ceremony

Compared Analysis of GCC Codegen for AArch64 and RISC-V

Challenge Accepted: Python Packaging Infrastructure for the RISCV64 Ecosystem

OmniXtend: Open Coherent Memory Fabric for RISC-V

Open-Source Xiangshan Nanhu Processor Experience Day

“One Student One Chip” - Learn to Create Your Own RISC-V Processor From Scratch

Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations

Fast and fine-grained compartmentalisation in CHERI

Going BIG With the RISC-V Ecosystem

Chips JU and the Vehicle of the Future – a RISC V view