Altera | Poke

Altera @UC0wEPiFb0J6AZZ3oPXRoRpw@youtube.com

42K subscribers - no pronouns :c

Altera: Accelerating Innovators Altera, an Intel Company, pr

Videos Shorts Live Posts Playlists

Recently Uploaded Popular Oldest

Implementing the Triple Speed Ethernet FPGA IP

Introduction to the Triple Speed Ethernet FPGA IP

How to Extract and Save Presets in Quartus® Prime

EETimes AI Everywhere - Lowering TCO of Transformers and Feature Extraction for Edge AI Solutions

Altera® Agilex™ FPGA片上网络(NoC)简介

Arrow AXE5 Eagle Development Kit with Robo/TSN IP | Agilex™ 5 SoM Demo at Embedded World 2024

IAE50 Agilex™ 5 SoM by Enclustra | Compact Power for Vision, AI, and Automation

iW-RainboW-G58 Agilex™ 5 SoM by iWave | Next-Gen FPGA for AI at Embedded World 2024

KRIB-A5EXXB32A & KRM-10-S10RF SoMs | Knowledge Resources at Embedded World 2024

TEI0187 Agilex™ 5 SoM by Trenz Electronic | AI-Optimized SoC at Embedded World 2024

BMI Accelerates Innovation w/ Altera’s 5G Open RAN Radio Enablement Package

Ask An Expert - Altera® Multi-Processor Debug Using Ashling RiscFree IDE - November '24

Session: Complete FPGA Design Development Faster

Demo: AI Inference and Real-Time Object Detection

Demo: Next Generation 224 Gbps SERDES

Keynote: Unleash Your Innovation

Ode To Innovators

Change the Future with FPGAi

Session: Secure Every FPGA for the Intelligent and Quantum Future

Session: Connect Applications at 116 Gbps Today, and 224 Gbps in the Near Future

Session: FPGAi: Add AI with Hardware and Software Flexibility

Session: Integrate AI Into Your FPGA Design Quickly

Session: Accelerating VMware Applications with CXL VMware Memory Optimizers (Project Peaberry)

Demo: See with 5G -- Personnel Detection and Location

Session: Accelerating Design Closure with Hardware & Software Innovations

Demo: 3rd Party Board and SOM Solutions Powered by Altera FPGA

Session: Scaling AI on SoC FPGAs

Demo: Real Time Detection of SYN-Flood attacks using Machine Learning and P4

Session: Enabling Processor Systems for Performance and Efficiency

Session: Debug Heterogeneous Multi-Processors Efficiently

Session: Unlocking Agilex FPGA Memory Potential

Demo: Efficient FPGA-based LLM Inference Servers

Demo: Improved Database Performance with IPU

Demo: Agilex 7 and Agilex 5 High-speed Interoperability over JESD204C

Session: FPGA AI Suite in Action

Unboxing the Agilex™ 5 FPGA E-Series 065B Modular Development Kit

Unboxing the Agilex™ 5 FPGA E-Series 065B Premium Development Kit

Altera® Quartus® Software: QED

Using custom models with FPGA AI Suite

Verilog HDL Basics

High Bandwidth Memory in Altera FPGAs (Part 3): Implementation

High Bandwidth Memory in Altera FPGAs (Part 2): HBM Controller Features

High Bandwidth Memory in Altera FPGAs (Part 1): Introduction

Introduction to Agilex 5 DSP with AI Tensor Block

Introduction to FPGA AI Suite

Hardware Design Flow for Altera® SoC FPGAs

Cyclone® V and Arria® 10 Hard Processor System Overview

Pre-Compiled Components (PCC) Update

Ask An Expert - What’s New in the Altera® FPGA AI Suite - October '24

Nios® V プロセッサーの概要

Using Open FPGA Stack Settings (OFSS) to Modify OFS Designs

使用System Console进行片上调试

Cyclone V向英特尔Agilex 5 FPGA迁移

System Console 概述–第2部分

System Console 概述–第1部分

Building Bootloader for Altera® SoC FPGAs

Agilex™ 5 FPGAs In-Action Hard Processor System Demo Video

Altera® Agilex™ FPGAs Network-on-Chip (NoC) Implementation & Optimization

Altera® Agilex™ FPGAs Network-on-Chip (NoC) Introduction

eCPRI Intel® FPGA IP: Customizing the IP